Electronic Design, Band 50,Ausgabe 12Hayden Publishing Company, 2002 |
Im Buch
Ergebnisse 1-3 von 17
Seite 36
... clock distribution ✓ 3 512k x 36 SSRAM's ✓ 1 GB SDRAM DIMM ( PC133 ) ✓ FPGA configuration using SmartMedia Card ✓ Apexll Version Coming in May '02 ✓ Sun , Win2000 / NT / 98 , LINUX Drivers and Utilities The DINI Group 1010 Pearl ...
... clock distribution ✓ 3 512k x 36 SSRAM's ✓ 1 GB SDRAM DIMM ( PC133 ) ✓ FPGA configuration using SmartMedia Card ✓ Apexll Version Coming in May '02 ✓ Sun , Win2000 / NT / 98 , LINUX Drivers and Utilities The DINI Group 1010 Pearl ...
Seite 48
... clock domain paths too . Rules can be constructed for missing clock constraints , missing I / O con- straints , unused ports , unconnected input cells , presence of latches in the design , incomplete case statements , modules with ...
... clock domain paths too . Rules can be constructed for missing clock constraints , missing I / O con- straints , unused ports , unconnected input cells , presence of latches in the design , incomplete case statements , modules with ...
Seite 106
... clock speeds of up to 380 MHz and a 2.5 - ns tpp ( pin - to - pin logic delay ) . I / O counts range from 30 to 208 across the family . At 32 macrocells , the ispMACH 4032 provides a 2.5 - ns tpp , a 2.2 - ns clock - to - output delay ...
... clock speeds of up to 380 MHz and a 2.5 - ns tpp ( pin - to - pin logic delay ) . I / O counts range from 30 to 208 across the family . At 32 macrocells , the ispMACH 4032 provides a 2.5 - ns tpp , a 2.2 - ns clock - to - output delay ...
Andere Ausgaben - Alle anzeigen
Häufige Begriffe und Wortgruppen
50 Celebrating Fifty Agilent Agilent Technologies analog analysis applications ASIC ASIC vendors Bluetooth CALIF CALIFORNIA cell chip CIRCLE circuit clock complex components connector custom debug design automation driver dual-role device ELECTRONIC DESIGN AUTOMATION embedded engineers Ethernet formal verification FPGA frequency gate Gbps hardware high-speed host hot swap implementation industry InfiniBand innovation input interface LIBRARIES logic analyzer Maxim Integrated Products memory Micro models module National Semiconductor National Semiconductor Corporation netlist operation optimization oscilloscope output package Penton performance peripheral Phone PICO portable devices Power Supply processors Programmable protocol prototype provides range READER SERVICE registered trademarks SAN DIEGO serial signal silicon simulation solution standard Switching synthesis Texas Instruments tion transistor uClinux users verification Verilog voltage